

DESIGN OF ERROR RESILIENT SRAM

ASHISH KUMAR



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI**

JANUARY 2017

©Indian Institute of Technology Delhi (IITD), New Delhi, 2017

DESIGN OF ERROR RESILIENT SRAM

by

Ashish Kumar

Department of Electrical Engineering

Submitted

**in fulfillment of the requirements of the degree of Doctor of Philosophy
to the**



Indian Institute of Technology Delhi

January 2017

Dedication

Dedicated to my beloved parents, for their blessings and support throughout my life.

Certificate

This is to certify that the thesis entitled “**Design of Error Resilient SRAM**” being submitted by **Mr. Ashish Kumar** for the award of degree of **Doctor of Philosophy** to the Electrical Engineering Department, Indian Institute of Technology Delhi, is a record of bonafide work done by him under our supervision and guidance. The matter embodied in this thesis has not been submitted to any other University or Institute for the award of any other degree or diploma.

G. S. Visweswaran

Professor

Electrical Engineering Department

Indian Institute of Technology Delhi

Hauz Khas, New Delhi 110016

INDIA

Kaushik Saha

Director

Samsung R & D Institute India - Delhi

2-A, Sector 126, Noida 201303

U. P.

INDIA

Acknowledgements

I would like to express my profound gratitude towards invaluable contributions of my guide Prof. G.S.Visweswaran. I feel fortunate and privileged having such a supervisor with profound knowledge and wisdom. This work is a result of inspiration, continuous guidance, encouragement and moral support that he gave me. He provided the much needed incubation for the development of ideas through his calibrated guidance along with freedom of work. I am thankful for the long hours he has given for frequent reviews despite of his extremely busy schedule.

I am grateful to my co-guide Dr. Kaushik Saha. I couldn't have thought of initiating this research work without his support at STMicroelectronics. His guidance and support towards building of important concepts presented in this thesis is invaluable.

I would like to thank my Ph.D. committee members Prof. Basabi Bhaumik, Prof. Preeti Ranjan Panda and Prof. Shouri Chatterjee. Their reviews and insightful questions helped me to improve the quality of this research work.

I am indebted to my managers at STMicroelectronics to provide me with this opportunity. I am particularly thankful to Shamsi Azmi for bestowing his trust on me and providing his consent to enroll for this research at IIT Delhi. I am grateful to Silicon validation team for providing their support with silicon results for the validation of concepts presented in this thesis. My sincere thanks for Prashant Pandey, Janit Kumar, Monika Kalura and (Late) Gaurav Shukla in this regard. I would like to thank Shawahique, Tushar and Athul for their contributions towards layout design of the Test-Chip. I would also like to thank Vinay Kumar, Prakhar Raj Gupta, Ashima Singh and Ambuj Jain at STMicroelectronics for their unforgettable help towards design and critical analysis of the schemes presented in this thesis.

I am indebted to my wife Shachi for the sacrifices she has made during my research work. Her co-operation and support for the completion of this work is unforgettable. I am grateful to my parents, my elder brother and my elder sister for their support and encouragement throughout my life that always kept me motivated.

ASHISH KUMAR

Abstract

SRAM design in deep submicron regime is riddled with multiple issues due to increasing device variability, near-threshold and sub-threshold region of operation and increasing on-chip capacity. SRAM cell is normally designed with minimum possible device size to minimize area. This results in large variability amongst devices and thus affects the stability parameters of the SRAM cell. Furthermore, in System on Chip (SoC), wherein memory plays an important role, there is a need to operate at lowest possible supply voltage in order to minimize the power consumption. To enable a lower minimum functional voltage (V_{min}), all components of SoC should be functional at targeted V_{min} . SRAM comes in the critical path of this requirement. It is thus important to ensure error free operation of the memory.

This issue of error free operation of memory has been addressed by using multiple design strategies. Designing a larger SRAM cell helps to reduce variations and increase the stability. However, area penalty associated with this approach limits its usage. Use of more than six transistors to design SRAM cell has been shown to help increase stability [1]. This also comes with an unacceptable area overhead for applications where large capacity memory is required. Use of Error Correcting Code (ECC) is widely used to detect and correct errors in memory [2] [3]. However, correction of multi-bit failures is difficult to achieve. Multiple assist schemes and design strategies has been used to increase the stability of memory cell [4] [5]. Assist schemes help to achieve a robust read or write operation and come at a cost of Power, Performance and Area (PPA) overhead. Worst-case design approach results in excessive margin at typical Process, Voltage and Temperature (PVT). New design strategies are needed for a robust and low energy operation of the memory.

In order to have a robust memory operation we need to ensure that the design is capable of detecting and correcting failures. This capability is desired with minimum loss in area power and performance. To avoid a failure, we need to ensure a robust design with assist circuits that do not penalize the PPA significantly. Low voltage operation of the memory may induce significant multi-bit error count. Margin failure in memory due to ageing, dynamic IR Drop or substrate noise may also result in multi-bit failures. Hence, we need to design a simple and robust correction mechanism.

This work provides a scheme for the run-time error detection and correction in SRAM. An error can be caused either due to an incorrect write or an incorrect read operation. The proposed solution applies correction mechanism in place with negligible impact on the memory throughput. This correction mechanism is also used to reduce the operational minimum voltage (V_{min}). However, this does not detect the read failures due to insufficient static noise margin (SNM). This issue is addressed through the proposed read assist scheme that ensures the read stability of the memory cell. This work also proposes a write assist scheme, where the assist is applied for only those PVTs where they are needed. This helps to avoid power consumption at other PVTs where the assist is not needed. This also helps to avoid excessive electrical stress at higher supply voltages due to assist scheme and ensures operation within reliability limits.

Contents

Chapter 1	1
Introduction	1
1.1 Motivation.....	2
1.2 Contributions in This Work	3
1.3 Organization of Thesis.....	5
Chapter 2	7
SRAM Design, Operation and Sources of Error	7
2.1 A 6T-SRAM Cell.....	8
2.2 Basic SRAM Architecture and Method of Operation	9
2.3 Basic Floor-plan of a Split-Core SRAM.....	15
2.4 Instability of a 6T-SRAM Cell at Low Voltage.....	17
2.5 Reduced Design Margin	24
2.6 Time Dependent Degradations.....	24
2.7 Summary.....	25
Chapter 3	27
Design Techniques to Mitigate Errors in SRAM	27
3.1 Read-Assist Schemes to Enhance SNM of A 6T-SRAM Cell.....	28
3.2 Write-Assist Schemes for A 6T-SRAM Cell.....	32
3.3 SRAM Cell Designed with More than Six-Transistors.....	36
3.4 Using ECC for Error Detection and Correction.....	39
3.5 Use of Redundancy for Error Recovery.....	39

3.6	Summary	40
Chapter 4	41
	Run-time Error Detection and Correction	41
4.1	Introduction.....	42
4.2	Read Error Detection	43
4.3	Read Error Correction.....	45
4.4	Write Error Detection.....	47
4.5	Write Error Correction	48
4.6	Results and Discussion	50
Chapter 5	57
	Assisted Read and Write Operation	57
5.1	Read Assist using RVDD Raise.....	57
5.2	Read Assist using Compensated WLUD Scheme.....	61
5.3	PVT Selective Write Assist.....	68
5.4	Results and Discussion	71
Chapter 6	77
	Conclusion and Future Work	77
6.1	Contributions from This Thesis	77
6.2	Directions for the Future Work.....	80
References	83

List of Figures

Figure 2.1 A 6T-SRAM Cell.....	8
Figure 2.2: Basic SRAM Architecture	9
Figure 2.3: Multiplexed Column Arrangement in SRAM.....	10
Figure 2.4: SRAM Cell during Read Operation.	12
Figure 2.5: A Typical Sense-Amplifier	12
Figure 2.6: Read operation in SRAM.....	13
Figure 2.7: SRAM Cell during Write Operation.	14
Figure 2.8: Write operation in SRAM (transition of nodes).	15
Figure 2.9: Basic Floor-plan of a Split-Core SRAM	15
Figure 2.10: Noise Consideration during Read in a 6T-SRAM Cell.	18
Figure 2.11: Illustration of SNM Failures at Low Supply Voltage.....	19
Figure 2.12: Illustration of SNM Failures Avoided at Higher Supply Voltage.	20
Figure 2.13: SNM variation with supply voltage (0.120um ² 6T-cell in 28nm FD-SOI).....	21
Figure 2.14: Write Operation in a 6T-SRAM Cell (Schematic Illustration)	22
Figure 2.15: Write Failure in a 6T-SRAM Cell.....	23
Figure 2.16: WM Variation with supply voltage. (0.120um ² 6T-cell in 28nm FD-SOI)	23
Figure 3.1: A Split Core SRAM using Dual Supply Rail.....	28
Figure 3.2: A 6T-SRAM Cell in Dual Supply Rail Arrangement	29
Figure 3.3: An arrangement for WLUD for a 6T-SRAM Cell.	30
Figure 3.4: SNM Recovery using WLUD. (0.120um ² cell in 28nm FD-SOI)	30
Figure 3.5: Sub-VDD Bit-line Pre-charge Scheme for SNM Recovery	31
Figure 3.6: Conceptual Representation of Negative Bit-line Write Assist Scheme	33
Figure 3.7: SRAM Cell during Transient Voltage Collapse.....	34

Figure 3.8: SRAM Cell during Transient Ground Rise.....	35
Figure 3.9: 8T-SRAM Cell using Separate Read and Write Ports	37
Figure 3.10: 10-T Schmitt Trigger SRAM Cell.	38
Figure 4.1: Flow Chart showing error detection and correction algorithm.....	42
Figure 4.2: Read error detection using dual unbalanced sense amplifier	43
Figure 4.3: Read control signals under normal condition and under failure condition. Failure condition can be either recoverable or non-recoverable.....	45
Figure 4.4: Illustration of extended read operation to recover read failure.	46
Figure 4.5: Write error detection column. Multiplicity of cells are written in parallel to average out process variation.....	48
Figure 4.6: Illustration of extended write operation to recover write failure.	49
Figure 4.7: Error density variation with supply voltage. V_{min} reduction using run-time correction. (Silicon measurements)	51
Figure 4.8: Conceptual representation of run-time correction in memory.....	52
Figure 4.9: Floor plan of the memory using error detection and correction.	54
Figure 4.10: Die photograph (black rectangle is the test-chip containing experimental memory instance on a multi project wafer).....	54
Figure 5.1: Cell level illustration of RA using RVDD raise.....	58
Figure 5.2: RA scheme using RVDD raise	58
Figure 5.3 : (a) Flipping of cell due to low SNM. (b) Flipping is avoided using RVDD raise.....	59
Figure 5.4: Rise in SNM with BL discharge. (0.120 μ m ² 6T-cell in 28nm FD-SOI).....	60
Figure 5.5: A 6T-SRAM Cell (ΔV Under-drive for SNM Recovery)	62
Figure 5.6: SNM Variation with WLUD (0.120 μ m ² 6T-cell in 28nm FD-SOI)	62
Figure 5.7: Compensated WLUD circuit	64

Figure 5.8: Variation of WLUD at 125°C (across process and voltage)	65
Figure 5.9: Variation of WLUD at -40°C (across process and voltage)	65
Figure 5.10: Variation of SNM sigma with temperature	66
Figure 5.11 Change in Required WLUD and BL undershoot as a function of Vmin	67
Figure 5.12: BL undershoot increase with supply. Clipping is applied at higher voltage	69
Figure 5.13: Write margin status detection using array of modified 6T-SRAM Cell	70
Figure 5.14: PNODE Voltage is evaluated and WA zone is filtered for WA activation.	70
Figure 5. 15: Comparative effectiveness of RA schemes.	73
Figure 5. 16: Layout of memory instance (2K words, 144 bits)	74
Figure 5. 17: Wafer photograph (MPW in 28nm FD-SOI holding the experimental instance)	75
Figure 5. 18: Reticle photograph (Black Rectangle is the MPW Reticle, Red Rectangle is the Memory Test-chip Encapsulating the Experimental Instance))	75

List of Tables

Table 4. 1 Read Flag Status Under Possible Conditions	44
Table 4. 2 Comparison of Silicon data for Run-time Error Detection and Correction Scheme with related work	55
Table 5. 1 Compensated WLUD Scheme with Zero Performance Loss	64
Table 5. 2 Comparison of RA Schemes (RVDD Raise Vs WLUD)	72
Table 5. 3 Comparison of RVDD raise scheme with Related Work	74

Abbreviations

6T-SRAM Cell	Six Transistor SRAM Cell
8T-SRAM Cell	Eight Transistor SRAM Cell
BL	Bit Line
BLB	Bit Line Bar
DBL	Dummy Bit Line
DBLB	Dummy Bit Line Bar
ECC	Error Correcting Code
FD-SOI	Fully Depleted Silicon on Insulator
FS,FF	Fast (NMOS) Slow (PMOS), Fast (NMOS) Fast (PMOS) {Process}
FIT	Failure in Time
HCE	Hot Carrier Effect
NBTI	Negative Bias and Temperature Instability
OLT	Operational Life-Time
PD,PG,PU	Pull Down, Pass Gate, Pull Up (Devices)
PPA	Power Performance and Area
PVT	Process, Voltage and Temperature
RA	Read Assist
RDF	Random Dopant Fluctuations
RVDD	Row VDD
SA	Sense Amplifier
SAEN	Sense Amplifier Enable (signal)
SAF	Sense Amplifier False (node)
SAT	Sense Amplifier True (node)
SEU	Single Event Upset
SF, SS	Slow (NMOS) Fast (PMOS), Slow (NMOS) Slow (PMOS) {Process}
SNM	Static Noise Margin
SoC	System on Chip
SRAM	Static Random Access Memory
TDDDB	Time Dependent Dielectric Breakdown
TT	Typical (NMOS) Typical (PMOS) {Process}
TVC	Transient Voltage Collapse
VDDMA	VDD Memory Array
VDDMP	VDD Memory Periphery
VMIN	Minimum Functional Voltage
WA	Write Assist
WL	Word Line
WLUD	Word-Line Under-Drive
WM	Write Margin