EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1610

Title: On single row routing
Authors: Saxena, S
Prasad, V C
Keywords: single-row routing
shared-memory model
Issue Date: 1989
Citation: Circuits and Systems, IEEE Transactions on, 36(7), 1029 - 1032
Abstract: A parallel algorithm for the single-row routing problem without backward moves and interstreet crossings is presented. The algorithm requires O(log N log log N) time with N processors on a concurrent-read-concurrent-write shared-memory model or alternatively O(log2 N) time with N processors on a concurrent-read-exclusive-write shared-memory model. The algorithm is then modified to run sequentially in O(N) time
URI: http://eprint.iitd.ac.in/dspace/handle/2074/1610
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
saxenasin1989.pdf56.61 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback