EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1644

Title: Circuit partitioning with partial order for mixed simulation emulation environment
Authors: Manku, G S
Aushul Kumar
Shashi Kumar
Keywords: low-cost hybrid simulator
reconfigurable system
hardware emulation
software simulator
Issue Date: 1995
Citation: Rapid System Prototyping, Sixth IEEE International Workshop on, 201 - 207
Abstract: A low-cost hybrid simulator for VLSI circuits has been under development at IIT Delhi. The simulator uses a Reconfigurable System (RS) consisting of a limited number of FPGAs for hardware emulation and blends the ideas of hardware emulation with conventional software simulation. A crucial preparatory step is to partition a given circuit into as few parts as possible. The parts are then downloaded onto the RS one by one and emulated in stand alone mode or in conjunction with software simulator. The hybrid simulation environment poses some unique requirements on the partitioner. This paper presents can efficient partitioning algorithm for this purpose. A study of performance of the algorithm on 92 benchmark circuits for various I/O and size constraints of FPGAs has been carried out and good results have been obtained
URI: http://eprint.iitd.ac.in/dspace/handle/2074/1644
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
mankucir1995.pdf62.49 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback