|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Electrical Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/1692
|
Full metadata record
| DC Field | Value | Language |
|---|
| contributor.author | Jain, Navneet K | - |
| contributor.author | Prasad, V C | - |
| contributor.author | Bhattacharyya, A B | - |
| date.accessioned | 2006-06-26T03:25:45Z | - |
| date.available | 2006-06-26T03:25:45Z | - |
| date.issued | 1990 | - |
| identifier.citation | Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 9(5), 554 - 560p. | en |
| identifier.uri | http://eprint.iitd.ac.in/dspace/handle/2074/1692 | - |
| description.abstract | The sensitivity of delay time (time required to achieve a given target voltage) at any node of a nonlinear monotone RC tree is studied using the adjoint-network approach. It is shown that the sensitivity of τ with respect to changes in a parameter of the resistors or the capacitors of the tree can be expressed as an integral of the solutions of the network and its adjoint network. Using this integral it is then established that τ increases for some nodes (depending upon location of a node) due to the decrease in a given resistor value, when τ is small. For other nodes τ would decrease. However, if the target voltage is close to the steady-state value then τ decreases for all the nodes | en |
| format.extent | 86023 bytes | - |
| format.mimetype | application/pdf | - |
| language.iso | en | en |
| subject | monotone RC tree | en |
| subject | adjoint network | en |
| subject | steady-state value | en |
| title | Delay time sensitivity in nonlinear monotone RC trees | en |
| type | Article | en |
| Appears in Collections: | Electrical Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| jaindel1990.pdf | | 84Kb | Adobe PDF | View/Open |
|
Show simple item record
All items in DSpace are protected by copyright, with all rights reserved.
|
