eprints
 

EPrints@IIT Delhi  >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://hdl.handle.net/2074/1700

Full metadata record

DC FieldValueLanguage
contributor.authorShanbhag, Naresh R-
contributor.authorNagchoudhuri, Dipankar-
contributor.authorSiferd, Raymond E-
contributor.authorVisweswaran, Gangiakond S-
date.accessioned2006-06-26T04:05:11Z-
date.available2006-06-26T04:05:11Z-
date.issued1990-
identifier.citationSolid-State Circuits, IEEE Journal of, 25(3), 790 - 799p.en
identifier.urihttp://eprint.iitd.ac.in/dspace/handle/2074/1700-
description.abstractNovel quaternary logic circuits, designed in 2-μm CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-to-binary decoder, and the quaternary register are derived. A novel scheme for improving the power-delay product of pseudo-NMOS circuits is developed. Simulations for an inverter indicate a 66% improvement over a conventional pseudo-NMOS circuit. Noise-margin and tolerance estimations are made for the threshold detectors. To demonstrate the utility of these circuits, a quaternary sequential/storage logic array (QSLA), based on the Allen-Givone algebra has been designed and fabricated. The prototype chip occupies an area of 4.84 mm2, is timed with a 2.2-MHz clock, and consumes 93 mW of poweren
format.extent121320 bytes-
format.mimetypeapplication/pdf-
language.isoenen
subject2-μm CMOS technologyen
subjectbinary-to-quaternaryen
subjectpseudo-NMOS circuitsen
subjectquaternary sequential/storage logic array (QSLA)en
titleQuaternary logic circuits in 2-μm CMOS technologyen
typeArticleen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
shanbhagqua1990.pdf118KbAdobe PDFView/Open

Show simple item record

All items in DSpace are protected by copyright, with all rights reserved.

 

eprints@IIT Delhi Copyright  © 2004-2005 Powered by DSpace Software  - Feedback