EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1700

Full metadata record

DC FieldValueLanguage
dc.contributor.authorShanbhag, Naresh R-
dc.contributor.authorNagchoudhuri, Dipankar-
dc.contributor.authorSiferd, Raymond E-
dc.contributor.authorVisweswaran, Gangiakond S-
dc.identifier.citationSolid-State Circuits, IEEE Journal of, 25(3), 790 - 799p.en
dc.description.abstractNovel quaternary logic circuits, designed in 2-μm CMOS technology, are presented. These include threshold detector circuits with an improved output voltage swing and a simple binary-to-quaternary encoder circuit. Based on these, the literal circuits, the quaternary-to-binary decoder, and the quaternary register are derived. A novel scheme for improving the power-delay product of pseudo-NMOS circuits is developed. Simulations for an inverter indicate a 66% improvement over a conventional pseudo-NMOS circuit. Noise-margin and tolerance estimations are made for the threshold detectors. To demonstrate the utility of these circuits, a quaternary sequential/storage logic array (QSLA), based on the Allen-Givone algebra has been designed and fabricated. The prototype chip occupies an area of 4.84 mm2, is timed with a 2.2-MHz clock, and consumes 93 mW of poweren
dc.format.extent121320 bytes-
dc.subject2-μm CMOS technologyen
dc.subjectpseudo-NMOS circuitsen
dc.subjectquaternary sequential/storage logic array (QSLA)en
dc.titleQuaternary logic circuits in 2-μm CMOS technologyen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
shanbhagqua1990.pdf118.48 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback