EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1704

Full metadata record

DC FieldValueLanguage
dc.contributor.authorPrasad, V C-
dc.contributor.authorPinjala, S N R-
dc.identifier.citationCircuits and Systems, 1, 37 - 40p.en
dc.description.abstractA method for the generation of a fault dictionary of a linear analog circuit is presented. The method is based on the well-known adjoined network concept. For an (n+1) node network and for an order of n2 faults, the method is of O(n 3) time complexity. A minimum of O(n4) is required, showing that the method is extremely fast. Using n processors, the method takes O(1) time on a single instruction multiple-data shared memory parallel computeren
dc.format.extent55219 bytes-
dc.subjectlinear analog circuiten
dc.subjectadjoined network concepten
dc.subjectparallel computeren
dc.titleA fast algorithm for the generation of fault dictionary of linear analog circuits using adjoint network approachen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
prasadfas1990.pdf53.92 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback