|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Electrical Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/1710
|
| Title: | The effects of transistor source-to-gate bridging faults in complex CMOS gates |
| Authors: | Visweswaran, G S
Ali, Akhtar-uz-zaman M
Lala, Parag K
Hartmann, Carloss R P |
| Keywords: | gate-to-source
pseudo-stuck-open fault |
| Issue Date: | 1991 |
| Citation: | Solid-State Circuits, IEEE Journal of, 26(6), 893 - 896p. |
| Abstract: | A study of the effect of gate-to-source bridging faults in the pull-up section of a complex CMOS gate is presented. The manifestation of these faults depends on the resistance value of the connection causing the bridging. It is shown that such faults manifest themselves either as stuck-at or stuck-open faults and can be detected by tests for stuck-at and stuck-open faults generated for the equivalent logic current. It is observed that for transistor channel lengths larger than 1 μm there exists a range of values of the bridging resistance for which the fault behaves as a pseudo-stuck-open fault |
| URI: | http://eprint.iitd.ac.in/dspace/handle/2074/1710 |
| Appears in Collections: | Electrical Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| visweswaranthe1991.pdf | | 48Kb | Adobe PDF | View/Open |
|
Show full item record
All items in DSpace are protected by copyright, with all rights reserved.
|
