DSpace
 

EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1753

Full metadata record

DC FieldValueLanguage
dc.contributor.authorChandra, V-
dc.contributor.authorVerma, M R-
dc.date.accessioned2006-06-27T06:17:57Z-
dc.date.available2006-06-27T06:17:57Z-
dc.date.issued1991-
dc.identifier.citationDesign & Test of Computers, IEEE, 8(1), 58 - 66p.en
dc.identifier.urihttp://eprint.iitd.ac.in/dspace/handle/2074/1753-
dc.description.abstractA new approach to the design of microprocessor-based failsafe systems for railways that was used to design the FIRM architecture is described. The approach involves assigning appropriate levels of safety to system functions, depending on how critical they are, instead of using the same safety standard for all functions. The FIRM (short for failsafe interlocking system for railways using microprocessors) architecture uses a pair of processors that operate in a see-saw mode, with one or more pairs kept on standby. The installation and testing of an engineering prototype of the architecture that was fabricated for Indian Railways are discusseden
dc.format.extent116015 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoenen
dc.subjectmicroprocessor-based failsafeen
dc.subjectFIRM architectureen
dc.titleA fail-safe interlocking system for railwaysen
dc.typeArticleen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
chandrafai1991.pdf113.3 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback