|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Electrical Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/1874
|
Full metadata record
| DC Field | Value | Language |
|---|
| contributor.author | Ravikumar, C P | - |
| contributor.author | Agrawal, N | - |
| contributor.author | Agarwal, P | - |
| date.accessioned | 2006-06-29T05:08:52Z | - |
| date.available | 2006-06-29T05:08:52Z | - |
| date.issued | 1996 | - |
| identifier.citation | VLSI, Proceedings, Sixth Great Lakes Symposium on, 220 - 225p. | en |
| identifier.uri | http://eprint.iitd.ac.in/dspace/handle/2074/1874 | - |
| description.abstract | In this paper, we report a tool called MODET for automatic test generation for path delay faults in modular combinational circuits. Our technique uses precomputed robust delay tests for individual modules to compute robust delay tests for the module-level circuit. We propose a novel technique for path selection in module-level circuits and report efficient algorithms for delay test generation. MODET has been implemented and tested against a number of hierarchical circuits with impressive speedups in relation to gate level test generation | en |
| format.extent | 76752 bytes | - |
| format.mimetype | application/pdf | - |
| language.iso | en | en |
| subject | module-level circuit | en |
| subject | hierarchical circuits | en |
| title | Efficient delay test generation for modular circuits | en |
| type | Article | en |
| Appears in Collections: | Electrical Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| ravikumareff1996.pdf | | 74Kb | Adobe PDF | View/Open |
|
Show simple item record
All items in DSpace are protected by copyright, with all rights reserved.
|
