EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1897

Full metadata record

DC FieldValueLanguage
dc.contributor.authorAggarwal, G-
dc.contributor.authorThaper, N-
dc.contributor.authorAggarwal, K-
dc.contributor.authorBalakrishnan, M-
dc.contributor.authorS Kumar-
dc.identifier.citationVLSI Design, Proceedings, Tenth International Conference on, 370 - 375p.en
dc.description.abstractBack-end processors have been conventionally used for speeding up of only a specific set of compute intensive functions. Such co-processors are, generally, “hardwired” and cannot be used for a new function. In this paper, we discuss the design considerations and parameters of a general purpose reconfigurable co-processor. We also propose architecture of such a co-processor and discuss its implementation issues. The concept of a reconfigurable co-processor has become feasible because of the availability of static RAM based FPGAs. The key architectural features of our system are: scalable topology, shared memory space between the main processor and co-processor and efficient reconfigurability. A small prototype of the system has been implemented. We have demonstrated a two orders of speedup using our system over pure software solutions for a set of compute intensive applicationsen
dc.format.extent67629 bytes-
dc.subjectreconfigurable co-processoren
dc.subjectscalable topologyen
dc.titleA novel reconfigurable co-processor architectureen
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
aggarwalnov1997.pdf66.04 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback