EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1898

Full metadata record

DC FieldValueLanguage
dc.contributor.authorAbdulla, M F-
dc.contributor.authorRavikumar, C P-
dc.contributor.authorA Kumar-
dc.identifier.citationVLSI Design, Proceedings., Tenth International Conference on, 297 - 302p.en
dc.description.abstractDetection latency in a BIST scheme is the delay between the time instant at which a faulty response appears and the time instant at which the fault is detected. Conventional BILBO-BIST schemes suffer from long detection latency since it is not until the signatures are scanned out and compared off-chip that a fault become apparent. Aliasing, which is a fallout of long detection latency, is a serious problem. We have proposed an improved BIST architecture which supports on-chip comparison of multiple signatures to minimize the probability of aliasing and total test time. Also we quantified the aliasing probability of the “Multiple On-chip Signature Comparison scheme” (MOSC) scheme proposed. In this paper, we describe an efficient implementation of the MOSC test architecture and report results on several benchmark circuits. We describe different optimization methods to reduce the overall test control areaen
dc.format.extent74593 bytes-
dc.subjectdetection latencyen
dc.subjectmultiple on-chip signature comparison schemeen
dc.subjectseveral benchmark circuitsen
dc.titleEfficient implementation of multiple on-chip signature checkingen
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
abdullaeff1997.pdf72.84 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback