EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1941

Full metadata record

DC FieldValueLanguage
dc.contributor.authorSinha, A-
dc.contributor.authorMehendale, M-
dc.identifier.citationVLSI Design, Proceedings, Eleventh International Conference on, 104 - 109p.en
dc.description.abstractIn this paper we present techniques for improving area efficiency of FIR filters implemented using the distributed arithmetic (DA) approach. These techniques exploit the flexibility in partitioning the filter coefficients for a two lookup-table (LUT) based DA implementation. The first technique is targeted at a ROM based implementation of LUTs and aims at minimizing number of columns/outputs of the ROMs. The second technique is targeted at a hardwired implementation of LUTs. We have developed an estimation technique for relative area comparisons of hardwired LUTs having the same number of inputs and outputs. We present a heuristic approach, based on this estimation technique, to optimally partition coefficients so as to achieve area-efficient hardwired implementation of LUTs. We present results to show these techniques can result in 10% to 15% area reduction for ROM based implementations and 20% to 25% area reduction for hardwired implementationsen
dc.format.extent69481 bytes-
dc.subjectdistributed arithmeticen
dc.subjectheuristic approachen
dc.titleImproving area efficiency of FIR filters implemented using distributed arithmeticen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
sinhaimp1998.pdf67.85 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback