|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Computer Science and Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/1942
|
| Title: | On-chip signature checking for embedded memories |
| Authors: | Abdulla, M F
Ravikumar, C P
A Kumar |
| Keywords: | memory-testing
multiple signature camparison
overheads of BIST |
| Issue Date: | 1998 |
| Citation: | VLSI Design, Proceedings, Eleventh International Conference on, 558 - 563p. |
| Abstract: | The multiple on-chip signature checking architecture proposed by the authors previously is an effective BIST architecture for testing the functional units in modern VLSI circuits. It is characterized by low aliasing, low area overhead and low testing time. However, a straight forward application of this architecture in testing the embedded RAMs will result in excessive area overheads. In this paper the authors propose a scheme to apply this architecture to embedded static RAMs with no significant increase in area. The scheme is applicable to testing chips that have multiple embedded RAMs of various sizes (e.g., ASIC chips in telecommunication applications) |
| URI: | http://eprint.iitd.ac.in/dspace/handle/2074/1942 |
| Appears in Collections: | Computer Science and Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| abdullachi1998.pdf | | 79Kb | Adobe PDF | View/Open |
|
Show full item record
All items in DSpace are protected by copyright, with all rights reserved.
|
