EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/1970

Full metadata record

DC FieldValueLanguage
dc.contributor.authorBhaumik, B-
dc.contributor.authorVisweswaran, G S-
dc.contributor.authorLakshminarasimhan, R-
dc.identifier.citationVLSI Design, Proceedings Twelfth International Conference On, 95 - 98p.en
dc.description.abstractGeneralized Modified Positional Syndrome (GMPS), of order p, a new compaction scheme for test output data is presented. The order p determines the aliasing probability and the amount of hardware overhead required to implement the scheme. GMPS of order two gives an aliasing probability about an order of magnitude lower than the best scheme reported in literature with minimal extra hardware. A hardware realization scheme for GMPS has been presented. The scheme uses adders with feedbacken
dc.format.extent42309 bytes-
dc.subjectgeneralized modified positional syndromeen
dc.titleA new test compression schemeen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
bhaumiknew1999.pdf41.32 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback