DSpace
 

EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2006

Full metadata record

DC FieldValueLanguage
dc.contributor.authorAlti, P-
dc.contributor.authorBhaumik, B-
dc.date.accessioned2006-07-10T09:44:51Z-
dc.date.available2006-07-10T09:44:51Z-
dc.date.issued2000-
dc.identifier.citationNeural Networks, IJCNN Proceedings of the IEEE-INNS-ENNS International Joint Conference on, 6, 515 - 520p.en
dc.identifier.urihttp://eprint.iitd.ac.in/dspace/handle/2074/2006-
dc.description.abstractA grid based neural network global router to route nets in presence of obstacles is presented. This algorithm can handle obstacles of equal height and different widths. It can be used for routing in gate arrays, FPGAs and standard cell layout. A neural model to avoid routing of wire through crowded region is suggested. This is used to rip up and reroute the wire which passes through the crowded regionen
dc.format.extent58411 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoenen
dc.subjectglobal routingen
dc.subjectrectilinear steiner treeen
dc.subjectoptimizationen
dc.titleNeural global routeren
dc.typeArticleen
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
altineu2000.pdf57.04 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback