EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2043

Title: A new divide and conquer method for achieving high speed division in hardware
Authors: Mohan, M
Rohini, K
A Kumar
Balakrishnan, M
Keywords: final quotient
Issue Date: 2002
Citation: Design Automation Conference, Proceedings of ASP-DAC 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings, 535 - 540p.
Abstract: Presents a new method of performing division in hardware and explores different ways of implementing it. This method involves computing a preliminary estimate of the quotient by splitting the dividend, performing division of each of the parts in parallel and merging them. The estimate is refined iteratively to get the final quotient. This method is significantly fast since it carries out parallel operations to compute the preliminary quotient and makes use of a fast multiplier to refine the result. It is possible to pipeline the execution of the unit yielding further increase in throughput. Speed estimates show that this method yields a much higher throughput than other fast methods, while area and latency are comparable.
URI: http://eprint.iitd.ac.in/dspace/handle/2074/2043
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
muralinew2002.pdf342.94 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback