EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2051

Title: ASIP design methodologies: survey and issues
Authors: Jain, M K
Balakrishnan, M
A Kumar
Keywords: application specific instruction processors
ASIP design
code synthesis
hardware synthesis
ASIP synthesis
Issue Date: 2001
Citation: VLSI Design, Fourteenth International Conference on, 76 - 81p.
Abstract: Interest in synthesis of Application Specific Instruction Processors or ASIPs has increased considerably and a number of methodologies have been proposed in the last decade. This paper attempts to survey the state of the art in this area and identifies some issues which need to be addressed. We have identified the five key steps in ASIP design as application analysis, architectural design space exploration, instruction set generation, code synthesis and hardware synthesis. A broad classification of the approaches reported in the literature is done. The paper notes the need to broaden the architectural space being explored and to tightly couple the various subtasks in ASIP synthesis
URI: http://eprint.iitd.ac.in/dspace/handle/2074/2051
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
jainasi2001.pdf56.54 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback