|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Computer Science and Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/2051
|
Full metadata record
| DC Field | Value | Language |
| contributor.author | Jain, M K | - |
| contributor.author | Balakrishnan, M | - |
| contributor.author | A Kumar | - |
| date.accessioned | 2006-08-07T03:28:09Z | - |
| date.available | 2006-08-07T03:28:09Z | - |
| date.issued | 2001 | - |
| identifier.citation | VLSI Design, Fourteenth International Conference on, 76 - 81p. | en |
| identifier.uri | http://eprint.iitd.ac.in/dspace/handle/2074/2051 | - |
| description.abstract | Interest in synthesis of Application Specific Instruction Processors or ASIPs has increased considerably and a number of methodologies have been proposed in the last decade. This paper attempts to survey the state of the art in this area and identifies some issues which need to be addressed. We have identified the five key steps in ASIP design as application analysis, architectural design space exploration, instruction set generation, code synthesis and hardware synthesis. A broad classification of the approaches reported in the literature is done. The paper notes the need to broaden the architectural space being explored and to tightly couple the various subtasks in ASIP synthesis | en |
| format.extent | 57896 bytes | - |
| format.mimetype | application/pdf | - |
| language.iso | en | en |
| subject | application specific instruction processors | en |
| subject | ASIP design | en |
| subject | code synthesis | en |
| subject | hardware synthesis | en |
| subject | ASIP synthesis | en |
| title | ASIP design methodologies: survey and issues | en |
| type | Article | en |
| Appears in Collections: | Computer Science and Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
| jainasi2001.pdf | | 56Kb | Adobe PDF | View/Open |
|
Show simple item record
All items in DSpace are protected by copyright, with all rights reserved.
|