EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2052

Full metadata record

DC FieldValueLanguage
dc.contributor.authorJain, Manoj Kumar-
dc.contributor.authorWehmeyer, Lars-
dc.contributor.authorSteinke, Stefan-
dc.contributor.authorMarwedel, Peter-
dc.contributor.authorBalakrishnan, M-
dc.identifier.citationHardware/Software Codesign, CODES Proceedings of the Ninth International Symposium on, 109 - 114p.en
dc.description.abstractInterest in synthesis of Application Specific Instruction Set Processors or ASIPs has increased considerably and a number of methodologies have been proposed for ASIP design. A key step in ASIP synthesis involves deciding architectural features based on application requirements and constraints. In this paper we observe the effect of changing register file size on the performance as well as power and energy consumption. Detailed data is generated and analyzed for a number of application programs. Results indicate that choice of an appropriate number of registers has a significant impact on performanceen
dc.format.extent121337 bytes-
dc.subjectregister fileen
dc.subjectinstruction seten
dc.subjectinstruction power modelen
dc.subjectregister spillen
dc.subjectapplication specific instruction set processoren
dc.titleEvaluating register file size in ASIP designen
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
jaineva2001.pdf118.49 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback