DSpace
 

EPrints@IIT Delhi >
Faculty Research Publicatons  >
Electrical Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2084

Title: A novel collector-tub concept for realizing high-voltage lateral bipolar transistors on SOI
Authors: Jagadesh Kumar, M
Roy, S D
Keywords: collector-tub lateral bipolar transistor
silicon-on-insulator
buried oxide
lateral bipolar transistor
Issue Date: 2003
Citation: Microelectronics, ICM Proceedings of the 15th International Conference on, 336 - 339p.
Abstract: Two-dimensional numerical simulation studies of collector-emitter breakdown voltage (BV/sub CEO/) of a novel collector-tub lateral bipolar transistor (CTLBT) on silicon-on-insulator (SOI) are presented. The collector-tub is realized by etching the buried oxide (BOX) at the collector high-low (NN/sup +/) junction side followed by an N-implantation in a conventional lateral bipolar transistor (LBT) on SOI. Such a modification makes the collector potential to be absorbed both by the collector drift and substrate regions and the electric field spreads along the collector drift length. The simulation results show that by choosing appropriate buried oxide (BOX) thickness (t/sub OX/), collector-tub junction depth (X/sub j/), drift region doping (N/sub D/) and substrate doping (N/sub S/), the electric field profile in the collector drift region of the CTLBT can be redistributed so that its BV/sub CEO/ value is more than double when compared with a conventional lateral bipolar transistor on SOI. The reasons for this significant improvement in breakdown performance are explained.
URI: http://eprint.iitd.ac.in/dspace/handle/2074/2084
Appears in Collections:Electrical Engineering

Files in This Item:

File Description SizeFormat
kumarnov2003.pdf60.68 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback