DSpace
 

EPrints@IIT Delhi >
Faculty Research Publicatons  >
Computer Science and Engineering >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/2105

Full metadata record

DC FieldValueLanguage
dc.contributor.authorSingh, A-
dc.contributor.authorChhabra, A-
dc.contributor.authorGangwar, A-
dc.contributor.authorDwivedi, B K-
dc.contributor.authorBalakrishnan, M-
dc.contributor.authorA Kumar-
dc.date.accessioned2006-08-14T03:27:15Z-
dc.date.available2006-08-14T03:27:15Z-
dc.date.issued2003-
dc.identifier.citationVLSI Design, Proceedings 16th International Conference on, 585 - 590p.en
dc.identifier.urihttp://eprint.iitd.ac.in/dspace/handle/2074/2105-
dc.description.abstractDesign of efficient system-on-chips (SoCs) requires thorough application analysis to identify various compute intensive parts. These compute intensive parts can be mapped to hardware in order to meet the cost as well as the performance constraints. However, faster time to market requires automation of synthesis of these code segments of the application from high level specification such as C along with its interfaces. Such a synthesis system should be able to generate hardware which is easily pluggable in various types of architectures, as well as augment the application code to automatically take advantage of this new hardware component. In this paper, we address this problem and present an approach for complete SoC synthesis. We automatically generate synthesizable VHDL for the compute intensive part of the application along with necessary interfaces. Our approach is generic in the sense that it supports various processors and buses by keeping a generic hardware interface on one end and a dedicated one on the other. The generated hardware can be used in a tightly or loosely coupled manner in terms of memory and register communication. We present the effectiveness of this approach for some commonly used image processing spatial filter applications.en
dc.format.extent322250 bytes-
dc.format.mimetypeapplication/pdf-
dc.language.isoenen
dc.subjectsystem-on-chipsen
dc.subjecthardware componenten
dc.subjectgeneric hardwareen
dc.subjectspatial filter applicationsen
dc.titleSoC synthesis with automatic hardware-software interface generationen
dc.typeArticleen
Appears in Collections:Computer Science and Engineering

Files in This Item:

File Description SizeFormat
singhsoc2003.pdf314.7 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

 

Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback