|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Electrical Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/685
|
Full metadata record
| DC Field | Value | Language |
|---|
| contributor.author | Ravikumar, C P | - |
| contributor.author | Saund, G S | - |
| contributor.author | Agrawal, N | - |
| date.accessioned | 2005-08-03T09:16:15Z | - |
| date.available | 2005-08-03T09:16:15Z | - |
| date.issued | 1999 | - |
| identifier.citation | Microprocessors and Microsystems, 22(9), 535–542 | en |
| identifier.uri | http://eprint.iitd.ac.in/dspace/handle/2074/685 | - |
| description.abstract | Estimation of circuit testability is an important issue when evaluating the circuit design. A testability measure indicates how easy or difficult it would be to generate tests for the circuit. STAFAN (Statistical Fault Analysis) is a well known gate-level testability analysis program which predicts the fault coverage of a digital circuit under the stuck-at fault model, without actually performing fault simulation.
STAFAN offers speed advantage over other testability analysis programs such as SCOAP; further, it explicitly predicts the fault coverage for a given test set, unlike other testability measures which are harder to interpret. We show how a STAFAN-like testability analysis program can be constructed for circuits built out of register-level modules such as adders, multipliers, multiplexers, and busses. Our tool, which we call FSTAFAN, is useful in a testability-driven high-level synthesis environment. We have implemented FSTAFAN on a Sun/SPARC workstation and describe its performance on some register-level circuits. | en |
| format.extent | 421291 bytes | - |
| format.mimetype | application/pdf | - |
| language.iso | en | en |
| subject | Level circuits | en |
| subject | Module-external lines | en |
| subject | Sensitization count | en |
| subject | Stuck-at-faults | en |
| subject | Testability measures | en |
| title | A functional-level testability measure for register-level circuits and its estimation | en |
| type | Article | en |
| Appears in Collections: | Electrical Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| ravikumarfun1999.pdf | | 411Kb | Adobe PDF | View/Open |
|
Show simple item record
All items in DSpace are protected by copyright, with all rights reserved.
|
