|
EPrints@IIT Delhi >
Faculty Research Publicatons >
Computer Science and Engineering >
Please use this identifier to cite or link to this item:
http://hdl.handle.net/2074/783
|
| Title: | A scheme for multiple on-chip signature checking for embedded SRAMS |
| Authors: | Abdulla, M F
Ravikumar, C P
Kumar, Anshul |
| Keywords: | Embedded memories
Built-in self test
Memory-testing
Multiple signature comparison
Aliasing |
| Issue Date: | 2000 |
| Citation: | Journal of Systems Architecture, 46(2), 181-199 |
| Abstract: | Embedded read/write memories are integral parts of many VLSI chips designed for specific applications in the areas of computer communications, multimedia, and digital signal processing. Testing an embedded memory poses a challenge
to a system test engineer, due to its limited controllability and observability. In this paper, we propose a pseudorandom
built-in self test (BIST) scheme to solve this problem. Our technique is based on a test architecture known as multiple on-line signature checking (MOSC) which overs a very low aliasing probability and a high degree of confidence in testing. While the MOSC scheme is suficiently general and applicable to any digital circuit, it can especially be optimized for circuits with embedded memories. We present interesting test scheduling algorithms that reduce the
overhead of testing. On several industry-standard benchmark circuits, we report up to 35% savings in test area overhead. |
| URI: | http://eprint.iitd.ac.in/dspace/handle/2074/783 |
| Appears in Collections: | Computer Science and Engineering
|
Files in This Item:
| File |
Description |
Size | Format |
|---|
| abdullaach2000.pdf | | 788Kb | Adobe PDF | View/Open |
|
Show full item record
All items in DSpace are protected by copyright, with all rights reserved.
|
