भारतीय प्रौद्योगिकी संस्थान दिल्ली
Indian Institute of Technology, Delhi
  • Login
View Item 
  •   Home
  • Faculty Research Publications
  • Electrical Engineering
  • View Item
  •   Home
  • Faculty Research Publications
  • Electrical Engineering
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Faster fault simulation through distributed computing

Thumbnail
View/Open
ravikumarfas1997.pdf


Collections
  • Electrical Engineering [463]
Metadata
Show full item record
Author: Ravikumar, C P; Jain, V; Dod, A

Advisor: Advisor

Date: 1997

Publisher:
Citation: VLSI Desig

Series/Report no.:
Item Type: Article

Keywords: fault simulation assuming; parallel virtual machine

Abstract: n this paper, we describe distributed algorithms for combinational fault simulation assuming the classical stuck-at fault model. Our algorithms have been implemented on a network of Sun workstations under the Parallel Virtual Machine (PVM) environment. Two techniques are used for subdividing work among processors -test set partition and fault set partition. The sequential algorithm for fault simulation, used on individual nodes of the network, is based on a novel path compression technique proposed in this paper. We describe experimental results on a number of ISCAS '85 benchmark circuits
Contact Us
Shankar B. Chavan
Computer Applications Division
Central Library, IIT Delhi
shankar.chavan@library.iitd.ac.in
NDLTD
Shodhganga
NDL
ePrints@IISc
etd@IISc
IR@IIT Bombay
NewsClips @IITD
  • Facebook
  • twitter
  • youtube
  • instagram
  • pinterest
  • Linkedin

Browse

All of IITDCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

LoginRegister
Contact Us
Shankar B. Chavan
Computer Applications Division
Central Library, IIT Delhi
shankar.chavan@library.iitd.ac.in
NDLTD
Shodhganga
NDL
ePrints@IISc
etd@IISc
IR@IIT Bombay
NewsClips @IITD
  • Facebook
  • twitter
  • youtube
  • instagram
  • pinterest
  • Linkedin