भारतीय प्रौद्योगिकी संस्थान दिल्ली
Indian Institute of Technology, Delhi
  • Login
View Item 
  •   Home
  • Faculty Research Publications
  • Computer Science and Engineering
  • View Item
  •   Home
  • Faculty Research Publications
  • Computer Science and Engineering
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

SoC synthesis with automatic hardware-software interface generation

Thumbnail
View/Open
singhsoc2003.pdf


Collections
  • Computer Science and Engineering [89]
Metadata
Show full item record
Author: Singh, A; Chhabra, A; Gangwar, A; Dwivedi, B K; Balakrishnan, M; A Kumar

Advisor: Advisor

Date: 2003

Publisher:
Citation: VLSI Desig

Series/Report no.:
Item Type: Article

Keywords: system-on-chips; hardware component; generic hardware; spatial filter applications

Abstract: Design of efficient system-on-chips (SoCs) requires thorough application analysis to identify various compute intensive parts. These compute intensive parts can be mapped to hardware in order to meet the cost as well as the performance constraints. However, faster time to market requires automation of synthesis of these code segments of the application from high level specification such as C along with its interfaces. Such a synthesis system should be able to generate hardware which is easily pluggable in various types of architectures, as well as augment the application code to automatically take advantage of this new hardware component. In this paper, we address this problem and present an approach for complete SoC synthesis. We automatically generate synthesizable VHDL for the compute intensive part of the application along with necessary interfaces. Our approach is generic in the sense that it supports various processors and buses by keeping a generic hardware interface on one end and a dedicated one on the other. The generated hardware can be used in a tightly or loosely coupled manner in terms of memory and register communication. We present the effectiveness of this approach for some commonly used image processing spatial filter applications.
Contact Us
Shankar B. Chavan
Computer Applications Division
Central Library, IIT Delhi
shankar.chavan@library.iitd.ac.in
NDLTD
Shodhganga
NDL
ePrints@IISc
etd@IISc
IR@IIT Bombay
NewsClips @IITD
  • Facebook
  • twitter
  • youtube
  • instagram
  • pinterest
  • Linkedin

Browse

All of IITDCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

LoginRegister
Contact Us
Shankar B. Chavan
Computer Applications Division
Central Library, IIT Delhi
shankar.chavan@library.iitd.ac.in
NDLTD
Shodhganga
NDL
ePrints@IISc
etd@IISc
IR@IIT Bombay
NewsClips @IITD
  • Facebook
  • twitter
  • youtube
  • instagram
  • pinterest
  • Linkedin