Home | About IR | Author | Year | Title | My Account | Help | Contact      

EPrints@IIT Delhi >
Electronic Theses and Dissertations >
Electrical Engineering -ETD >

Please use this identifier to cite or link to this item: http://eprint.iitd.ac.in/handle/2074/7222

Title: Design of error resilient sram
Authors: Visweswaran, G.S.
Ashish Kumar
Keywords: SRAM cell
Error correcting code
Issue Date: 2017
Series/Report no.: TH-5148;
URI: http://eprint.iitd.ac.in/handle/2074/7222
Appears in Collections:Electrical Engineering -ETD

Files in This Item:

File Description SizeFormat
TH-5148.pdf995.19 kBAdobe PDFView/Open
View Statistics

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


Valid XHTML 1.0! DSpace Software Copyright © 2002-2010  Duraspace - Feedback