Now showing items 1-1 of 1

  • A low power 256 KB SRAM design 

    Bhaumik, B; Pradhan, P; Visweswaran, G S; Varambally, R; Hardi, A (1998)
    In this paper a low power SRAM design is presented. Existing SRAM architectures used in SGS Thomson were studied to explore the possibilities in bringing down power dissipation in various blocks. A Divided word line (DWL) ...